# An Implicit Multidimensional Parity based Data Coding and Decoding Algorithms with FPGA Implementation in Communication Systems

Mr. Vijay Santosh Tawar<sup>1</sup>, Mr. Machchhindra Jibhau Garde<sup>2</sup>

 <sup>1</sup>Assistant Professor – Department of Electronics & Telecommunication Engineering, SSVPS' B. S. Deore College of Engineering, Dhule, India, 424002
 <sup>2</sup>Assistant Professor – Department of Electronics Engineering SSVPS' B. S. Deore College of Engineering, Dhule, India, 424002

kvtawar@gmail.com

Received on: 29 March, 2023

Revised on: 17 April, 2023

Published on: 19 April, 2023

Abstract – The usability and use of devices in wireless communication is increasing gradually. The mobility and security of the system and the data integrity in the communication process are the requirements of the communication technology for the system. This is the main reason for the development of low voltage generators. Wireless communication medium consists of multiple signals, low voltage communication that can affect any system. Therefore, in wireless systems operating with low-power signals, it is best to use good data encoding and decoding strategies to send data over the medium. The data decoder can recognize changes in the data transmitted in the communication method and correct the data. This encoding-decoding process is calledDetection and Correction of error (EDAC) coding. One of such techniques, most often used in communication, is based on the concept of parity encoding and decoding. In the presented study, a multidimensional parity check based coding-decoding algorithm is proposed based on its results and simulation. With the help of proposed work, the associated process can be effectively used to detect and correct 3-bit errors in data transmission.

*Keywords* -*Encoder*, *Decoder*, *FPGA*, *HVD*, *Parity*, *EDAC*, *Xilinx*.

## I. INTRODUCTION

In recent communication, wireless technology has emerged as part of the system. With the development of consumer products, data transmission is also increasing. The transfer of user data is also increasing due to free user-based applications. This provides greater flexibility for mobility and system upgrades than previous technology. Due to the many complex issues in the communication environment, wireless systems are more likely to be affected by noisy signals received by the antennas of the receiving system. Therefore, systems that handle the use of data acquisition signals must have fault detection procedures. Better methods than error detection methods also make corrections to the received data when errors are detected in the received data. Modification of received data can be controlled at the receiving end using the received data in addition to the original data from the sender before sending. However, where the perturbation of the input data is random in nature, it is difficult to choose the best estimate of the actual data. Many methods based on different algorithms have been proposed to solve this error. The main cause of the error is electromagnetic current in the communication channel or in the environment. This signal has the same properties, i.e.to. Noise caused by

signal interference in real signal can be estimated. The amount of noise can be expressed as the number of transmission signals replaced by noise. Many researchers also refer to a small change as a single event upset (SEU) and a large change as a multiple bit upset (MBU). Since looking for interference in data is not only a good solution to problems in the erroneous systems, the system has also been developed to show correction of certain data affecting the bunch of bits. The implementation of this approach can be done at both the hardware and software level. While software systems are used to realize circuits in systems with limited cost, hardware-based circuits are preferred in systems that require higher performance. A simulated method in planning work involving error detection and error correction using four methods. The data is organized in the form of a matrix by creating parity bit streams in following the four matrix bit arrangements, such that -(i) horizontal, (ii) vertical, (iii) forward diagonal and (iv) backward diagonal arrangements. The generated parity bit-stream is written to the data frame at the appropriate time for transmission. The receiver circuits reproduce the parity bits, compare the received parity bits with the generated parity bits to check for errors, and use error correction hardware to complete its job.

#### **II- LITERATURE REVIEW**

The cheapest hardware is always preferred in communication devices with error detection and correction hardware. Few applications of detection of error and correction of error methods are multidimensional (H-V-D horizontal-vertical-diagonal) algorithms. The advantage of this algorithm is that bugs and fixes can be used effectively at both the hardware and software level. Previously, a simple technique to detect errors in a data set was to generate and check for parity. The parity bit can be an odd bit or even slightly different. A bit more of a bit balance only notices bit changes in the bit stream. With single-bit parity, any change in the data stream appears as correct data. This is the impetus for developing methods that use different bits or switch to other data encoding algorithms. An implementation of the multidimensional parity check based data handling scheme with multi-bit error detection and correction scheme in [1], [2], [3], [4] and [5]. A transient error-based detection and correction circuit that reduces the number of inputs and outputs in the connected circuits is shown in [6 and 7].A similar study is presented in [8] for satellite applications. In [9, 10 and 11], a software-decision-based approach using a 4 D parity based coding scheme is proposed. A 3 bit error detection and correction method is proposed in [12]. Flexible decision-based error correction codes for NAND flash are presented in [13]. H-V-D based fault protection is introduced in [14].An improved neighborhood error detection system for matrix-based codes is presented in [15]. Cache and memory error detection, correction and mitigation techniques for ground servers and workstations are presented in [16].

#### **III- METHODOLOGY**

The omnidirectional parity code proposed by Methodology is a coding method that has relationships in four directions, such as horizontal, vertical, forward, and backward diagonal. The parity design of the four directions is shown in Figure 1. In this way, the data is first arranged in matrix form. Matrix arrangement of long-length data is described in a particular way so that this arrangement can recognize four different direction based arrangement in the data block. Table 1 shows the data items in the block configuration of the matrix 8X8. Table 1 shows the parity items corresponding to the four different directions.H-V-D parity items are shown in Table 2. The proposed scheme has parity of 8 bits in the horizontal direction, 8 bits in the vertical direction, 15 bits in the diagonal in forward direction and 15 bits in the diagonal in backward direction. For a matrix of size "m x n", the total product in four directions is:

[m + n + (m + n - 1) + (m + n - 1)] = 2[2(m + n) - 1].The encoder input is hardware clock synchronized with the master reset input. The encoder functions to generate 4-odd parity data at the low logic reset control input.If the reset input is logic high, the encoder sets all internal registers and encoder outputs to logic low. The encoder has four equal parts connected together to produce the sameoutput. Each parity generator block is dedicated to generating parity for a particular direction. The functional diagram of the proposed encoder is shown in figure 2(a). The decoder input is a clock synchronous hardware design that is also a master reset control input. The operating diagram of the decision maker is shown in figure 2(b). The decoder operates on the received data and the equivalent bit of logic low resets the control input. If the reset input is logic high, the decoder sets all internal registers and the decoder's output to a logic without value. When enabled for processing, the decoder first generates horizontal, vertical, forward and backward diagonal parity bits from the received data bits. Thedecoder then compares the received parity bits with the generated parity bits. If the two parity sets are found to be unequal, the output error

is set to a high value, otherwise a low value. If the error correction control input is enabled, the data is sent to the error correction logic block. If error correction causes the input to be set to logic low, no error correction causes data to be received. In this case, only information about the presence or absence of an error will be sent to the output of the previous block using the error indicator signal.



Fig. 1:Horizontal-Vertical-Diagonal H-V-D Parity based check method in 8X8 matrix form

Row Number	Arranged Data Bits from MSB to LSB
1	D07-D06-D05-D04-D03-D02-D01-D00
2	D17-D16-D15-D14-D13-D12-D11-D10
3	D27-D26-D25-D24-D23-D22-D21-D20
4	D37-D36-D35-D34-D33-D32-D31-D30
5	D47-D46-D45-D44-D43-D42-D41-D40
6	D57-D56-D55-D54-D53-D52-D51-D50
7	D67-D66-D65-D64-D63-D62-D61-D60
8	D77-D76-D75-D74-D73-D72-D71-D70

 Table 1:Data blocks in 8X8 matrix form arranged in rows

Table 2: Generation of Parity Bits using Encoder

Generationof parity bitsusing Encoder			
Horizontal Parity Bits	H0, H1, H2, H3, H4, H5, H6, H7		
Vertical Parity Bits	V0, V1, V2, V3, V4, V5, V6, V7		
Forward	SD0, SD1, SD2, SD3, SD4, SD5, SD6,		
Diagonal	SD7, SD8, SD9, SD10, SD11, SD12,		
<b>Parity Bits</b>	SD13, SD14, SD15		
Backward	BD0, BD1, BD2, BD3, BD4, BD5,		
Diagonal	BD6, BD7, BD8, BD9, BD10, BD11,		
Parity Bits	BD12, BD13, BD14, BD15		



Fig. 2: (a) Encoder Block wise operation



Fig. 2:(b) Decoder Block wise operation

## IV- SYNTHESIS&SIMULATIONOUTCOMES

The simulation of proposed H-V-Dtest bench design is done using Xilinx ISE Toolusing VHDL Language environment. The result showing waveforms of test bench simulation of encoder part is as shown in figure 3. The generated output parity bits along with binary data streams of input of receiver side are as follows –

Row No. 1 = 10011011Row No. 2 = 01100110Row No. 3 = 10101010Row No. 4 = 11000111Row No. 5 = 10000001Row No. 6 = 01011010Row No. 7 = 01000011Row No. 8 = 11100100

Horizontal Parity Bits = 01001001 Vertical Parity Bits = 11101100 Forward Diagonal Parity Bits = 1100101010101111 Backward Diagonal Parity Bits = 010011000001001

Name         Value         0 ns         100 ns         200           1 r1[7:0]         10011011         00000         10011011         00000         10011011           1 r2[7:0]         01100110         00000         01100110         00000         01100110           1 r3[7:0]         1010101         00000         10101010         00000         10100111           1 r3[7:0]         1000001         00000         1000001         1000001         10000001           1 r5[7:0]         1000001         00000         01010100         00000         10000011           1 r6[7:0]         0100001         00000         01000011         000000         1100100           1 reset         1         000000         01001001         10000001         10000001           1 reset         1         000000         01001001         10000001         10000000           1 reset         1         000000         01001001         10000001         10000000           1 reset         1         000000         01001001         100000000         100000000         1000000000000000000000000000000000000					190.000
* # r1[7:0]       10011011       00000       10011011         * r2[7:0]       01100110       00000       01100110         * r3[7:0]       10101010       00000       10101010         * r4[7:0]       1000111       00000       10100111         * r4[7:0]       1000001       00000       1000001         * r5[7:0]       1000001       00000       1000001         * r6[7:0]       0101010       00000       0101010         * r6[7:0]       01000011       00000       01000011         * r6[7:0]       11100100       00000       01000011         * r6[7:0]       11100100       00000       01000011         * r6[7:0]       01000001       00000       1100100         * r6[7:0]       01000001       00000       1100100         * reset       1       *       *         * reset       00000000000000       000000       10001001      * reset       00000000000000000000000	Name	Value	0 ns	100 ns	200 n
* 2(7:0]       01100110       00000       01100110         * 73(7:0]       10101010       00000       10101010         * 73(7:0]       1000111       00000       1000111         * 74(7:0)       11000111       00000       11000111         * 75(7:0)       10000001       00000       11000001         * 76(7:0)       0101010       00000       0101010         * 77(7:0)       01000011       00000       01000011         * 77(7:0)       01000011       00000       01000011         * 77(7:0)       01000011       00000       01000011         * 77(7:0)       01000001       00000       01000011         * 77(7:0)       01000000       00000       01000011         * 77(7:0)       01000000       00000       01000011         * 77(7:0)       01000000       000000       01000011         * 77(7:0)       0000000000       000000       01000001         * 77(7:0)       000000000       000000       010010001         * 77(7:0)       00000000000000       000000       01001001         * 77(7:0)       0000000000000000000000000       000000       010001001010100         * 77(7:0)	r1[7:0]	10011011	00000	10011011	
* [3[7:0]       10101010       00000       10101010         * [3[7:0]       11000111       00000       11000111         * [3[7:0]       10000001       00000       10000001         * [3[7:0]       10000001       00000       10000001         * [3[7:0]       01011010       00000       01011010         * [3[7:0]       01010011       00000       01000011         * [3[7:0]       01000011       00000       01000011         * [3[7:0]       01000011       00000       01000011         * [3[7:0]       01000000       00000       01000001         * [3[7:0]       00000000       00000       01000001         * [3[3]       000000000       00000       01001001         * [3[3]       00000000000000       000000       01001001         * [3[3]       0000000000000000       000000       01001001         * [3[3]       00000000000000000       000000       01001001         * [3[3]       00000000000000000000000       000000       010010010111	▶ 😽 r2[7:0]	01100110	00000	01100110	
* % r4[7:0]       11000111       00000       11000111         * % r5[7:0]       10000001       00000       10000001         * % r5[7:0]       01010100       00000       01011010         * % r5[7:0]       01000011       00000       01000011         * % r5[7:0]       01000011       00000       01000011         * % r5[7:0]       11100100       00000       11100100         * % r5[7:0]       00000000       00000       11100100         * % r5[7:0]       00000000       00000       01001001         * % r5[7:0]       00000000       00000       01001001         * % r5[7:0]       00000000       000000       01001001         * % r5[7:0]       00000000       000000       01001001         * % r5[7:0]       0000000000000       000000       01001001         * % r5[7:0]       000000000000000       000000       01001001         * % r5[7:0]       00000000000000000       000000       110100         * % r5[7:0]       00000000000000000000000       000000       1100100         * % r5[7:0]       000000000000000000000000000000000000	r3[7:0]	10101010	00000	10101010	
*         r5[7:0]         10000001         00000         10000001           *         r6[7:0]         01011010         00000         01011010           *         r7[7:0]         01000011         00000         01000011           *         r8[7:0]         11100100         00000         01000011           *         r8[7:0]         11100100         00000         11100100           *         r8[7:0]         00000000         00000         11100100           *         reset         1         000000         01001001           *         reset         0         000000         01001001           *         reset         1         0000000         01001001           *         reset         0         000000         1100100           *         reset         1         000000         01001001           *         reset         0         000000         1100100           *         reset         1         0000000         1100100           *         reset         0         0000000         1100100           *         reset         0         0000000000000000000000000000         000000.	▶ 🧏 r4[7:0]	11000111	00000	11000111	
%         r6[7.0]         01011010         00000         01011010           %         r7[7:0]         01000011         00000         01000011           %         r8[7:0]         11100100         00000         11100100           %         r8[7:0]         11100100         00000         11100100           %         reset         1	IS[7:0]	10000001	00000	10000001	
Mr 77[7:0]         01000011         00000         01000011           Mr 78[7:0]         11100100         00000         11100100         00000           Mr 78[7:0]         11100100         00000         11100100         00000           Mr reset         1         000000         01001001         000000           Mr hp.bt[7:0]         00000000         000000         01001001         0000000           Mr hp.bt[7:0]         00000000000000         000000         010010001         0000000           Mr hp.bt[7:0]         00000000000000         000000         010010001         000000           Mr hp.bt[7:0]         000000000000000000         000000         010010001         000000           Mr hp.bt[7:0]         000000000000000000000000000         000000         01001010111         000000000000000000000000000000000000	🕨 😽 r6(7:0)	01011010	00000	01011010	
▶ % r8[7:0]         11100100         00000         11100100           № ck         0         0         0         0         0           № reset         1         0         0         0         0         0           № reset         1         0         00000         01001001         0           № reset         0         00000         01001001         0           № reset         0         000000         01001001         0           № reset         0         000000000000000000000000000000000000	▶ 💐 r7[7:0]	01000011	00000	01000011	
Identified         O         ПЛЛЛЛЛЛЛЛЛЛЛЛЛЛЛЛЛЛЛЛЛЛЛ           Image: sest         1         Image: sest         1           Image: sest         1         Image: sest         1           Image: sest         00000000         Image: sest         Image: sest           Image: sest         1         Image	🕨 😽 r8(7:0)	11100100	00000	11100100	
Letter         1           Main         00000000         0000000           Main         00000000         0000000           Main         000000000         00000000           Main         000000000000000000         000000000000000000000           Main         000000000000000000000000000000000000	U clk	0			TRIN
Mg hp_b(7:0]         00000000         00000         01001001           Mg vp_b(7:0]         000000000         00000         11101100         000000           Mg sd_bt[14:0]         000000000000000         000000         1100001010101111         0000000           Mg bd bt[14:0]         000000000000000         000000         01000100001001         000000000000000	Un reset	1			
W vp_tx[7:0]         000000000         (00000)         1100100           W sd_tx[14:0]         0000000000000000         (00000)         1100101010101111           W sd_tx[14:0]         000000000000000         (00000)         0100010000100111	▶ 🙀 hp_tx(7:0)	00000000	00000 )	01001001	
Image: sd_tq[14:0]         00000000000000000         (00000)         (110000101010111)           Image: sd_tq[14:0]         00000000000000         (00000)         (100001000000000)	▶ 🧏 vp_tx[7:0]	00000000	00000	11101100	
bd tx[14:0] 00000000000000 00000000000000000000	▶ 👹 sd_tx[14:0]	0000000000000000	00000 (1:	10010101010111	
	bd_tx[14:0]	0000000000000000	00000)(0:	10011000001001	

Fig. 3:Simulated Output of Encoder

The output waveforms of simulation of decoder are as shown in figures -4 & 5. These waveforms are of following two cases:

Case I:when there is no error in the datareceived, and Case II:when 4-bit error is introduced and correction of

## https://doi.org/10.46335/IJIES.2023.8.3.10 Vol. 8, No. 3, 2023, PP. 52-57

# International Journal of Innovations in Engineering and Science, www.ijies.net

erroneous datain the received data by the decoder. The inputs to decoder for simulation as given above two cases are as shown in following Table -3:

Inputs to Decoder	Case I	Case II
Row No. 1	10011011	10011011
Row No. 2	01100110	01100110
Row No. 3	10101010	10101010
Row No. 4	11000111	11000111
Row No. 5	10000001	10000001
Row No. 6	01011010	01011010
Row No. 7	01000011	01 <b>1111</b> 11
Row No. 8	11100100	11100100

Table 3: Simulation Inputs of Proposed Decoder

Xilinx Synthesis Tool on Xilinx Spartan 3E XC3S500E-4FG320 FPGA deviceplatform is used for performing synthesis of hardware based design proposed. Following tables 4 & 5 shows the optimum hardware utilization summary for proposed encoder & decoder designs.

**Table 4:** Utilization summary of Hardware of proposedEncoder

Hardware	Tatal	<b>Encoder Utilization</b>		
Resources used	Total	Used	%	
No. of Slices	4656	47	1	
No. of LUTs	9312	68	1	
No. of Flip-flops	9312	90	1	

 Table 5: Utilization summary of Hardware of proposed

 Decoder

Hardware	Total	Decoder Utilization		
Resources used	Total	Used	%	
No. of Slices	4656	227	4	
No. of LUTs	9312	184	1	
No. of Flip-flops	9312	329	3	

_				
		14	5.000 RS	
Name	Value	0 as	50	0 ns
▶ 👯 r1(7:0)	10011011	10	1001	1011
▶ ₩ r2[7:0]	01100110	Q	0110	0110
► M 13[7:0]	10101010	(Q <sub>10</sub> )	1010	1010
► 📢 14[7:0]	11000111	(0)	1100	6111
► 📲 r5[7:0]	10000001	(0)	.1000	0001
▶ 🖬 r6[7:0]	01011010	(0)	aya	1010
17[7:0]	01000011	( <u>0</u> )	0100	0011
▶ 🖬 r8j7.0j	11100100	0	1110	0100
Ug clk	1			
Te reset	0			
🕌 en_correction	4			
# hp_tx[7:0]	01001001	(0)	0100	1001
vp_b(7:0)	11101100	(0,)	u	1109
Id_b(140)	110010101010111	(0)	1100101	01010111
bd_b(140)	010011000001001	Q	0100110	00001001
r1_cut[7:0]	10011011	(0000	10011011	00000
▶ 📲 12_out[7£]	01100110	(0000)	01100110	00000
IS_000[7:0]	10101010	0000	10101010	00000
🕨 🙀 r4_cut[7:0]	11000111	0000	11000311	00000
15_cut(7:0)	10000001	(0000)	1000001	00000
🕨 📲 r6_out(7:0)	01011010	(0000	01011010	00000
▶ 📲 r7_oun[7:0]	01000011	0000	01000011	00000
▶ 👹 r8_out(7:0)	11100100	(0000	11100100	00000
le parity_error	0			
🖟 clicperiod	10000 p#		10000	\$5.

Fig. 4: Simulated output for Case I of Decoder

ST NMT	Jennaistien meisen	cajude rie	P	
Name	Value	0 ns		500 ns
Image: 10 - 10 - 10 - 10 - 10 - 10 - 10 - 10	10011011	(00,)	10011011	
12[7:0]	01100110	00	61100110	
<ul> <li>No 13(7.0)</li> </ul>	10101010	(00)	10101010	
<ul> <li>************************************</li></ul>	11000111	00	11900111	
<ul> <li>M (5(70))</li> </ul>	10000001	(00)	10000001	
► ₩ =6(7:0)	01011010	(00,)	61011010	erro
► 📲 r7(7:0)	01111111	100)	01111111	
<ul> <li>M (8(7:0)</li> </ul>	11100100	(00)	11100100	
lie dk	0			
The reset	1		1	
le en correction	1		1	
M hp_b(7:0)	01001001	(00)	01001001	
> W vp.tx(7:0)	11101100	(00)	11101300	
▶ 🖬 sd tie[14:0]	11001010101010111	(00)	1100101010101	11.
bd_b(140]	010011000001001	(00 )	0100110008010	01.
▶ ₩ 11_out[7:0]	00000000	000000	10011011	000000
> 12. out[7:0]	000000000	000000	01100110	100000
▶ 📲 r3_out[7:0]	00000000	000000)	10101010	000000
Interpretation in the second secon	00000000	000007	11000111	000000
IS out[7:0]	00000000	000000)	10000001	900000
▶ ₩ 15_0st[7:0]	00000000	000000	01000010	100800
▶ 17_out[7:0]	00000000	000000	\$ 01000011	000000
10.7[100 81 1	00000000	000100	11111100	900000
le parity error	0			
dk period	10000 ps		18000 ps	

Fig. 5: Simulated output for Case II of Decoder

## **V-RESULT & DISCUSSION**

In this method of work, a technique for error detection and correction is proposed. The system design examines and corrects all sequential and multiple errors from data blocks less than 4 bits in length up to 3 bits. In exceptional cases the 4 bit error is also within the repair capacity of this algorithm. The execution strategy also generates output signals with error signals showing indications of errors. This output stimulates the interface circuitry to take decision whether to accept or reject the data received.

#### VI- CONCLUSION

Omnidirectional parity check algorithm plays an important role in detection and correction of errors in data communication, so the proposed work using the FPGA algorithm shows that the data capacity is improved and optimum hardware resources are utilized. The proposed algorithm can be improved in the future to correct all 3 bit and up to 4 bit errors. Additionally, the proposed operation can be improved by running simulations to detect and correct burst errors. This working concept can also be combined with other techniques to identify errors and correct the process as an attempt to improve the system.

#### REFERENCES

- [1] V Tawar & R Gupta, "A 4 Dimensional Parity based Data Decoding Scheme for EDAC in Communication Systems", IJRASET, April 2015.
- [2] V Tawar & R Gupta, "FPGA Implementation of 4D Parity based Data Coding Technique", IJRET, March 2015.
- [3] T. EtzionandE. Yaakobi, "High dimensional errorcorrecting codes", IEEE International Symposium on proceedings in Information Theory, 2010.
- [4] M. Rubinoff, "N-dimensional codes for detecting and correcting multiple errors", Communications of the ACM, Volume-4, pp. 545-551, 1961.
- [5] J.M. SheaandT. F. Wong, "Multi-dimensional parity check codes for bursty channels", IEEE International Symposium on proceedings in Information Theory, 2001.
- [6] Luigi Carro, Fernanda Lima, Ricardo Reis, "Designing Fault Tolerant Systems into SRAM-based FPGAs", DAC Anaheim, California, June 2-6, 2003.
- [7] D K Pradhan, C. Argyrides, H. R. Zarndi, "Multiple upsets tolerance in SRAM Memory", International Symposium on Circuits and Systems, New Orleans, 2007.
- [8] Y. Bentoutou, "Program Memories Error Detection and Correction On-board Earth Observation Satellites",

*World Academy of Science, Engineering and Technology,* 2010.

- [9] M. Kishani, H. Pedram, H. Zarandi, A. Tajary, M. Raji and B. Ghavami, "HVD: Horizontal-Vertical-Diagonal error detecting and correcting code to protect against the soft errors", Design Automation for Embedded Systems, Volume-15, No 3-4, 2011.
- [10] Z. Al-Ars, M. Imran and G. N. Gaydadjiev, "Improving Soft Error correction capability of 4-Dimensional parity codes", 14th IEEE European Test Symposium, 2009.
- [11] S. Sharma and P. Vijayakumar, "An hvd based error detection and correction of soft errors in semiconductor memories used for space applications", International conference on Proceedings in Devices, Circuits and Systems (ICDCS), 2012.
- [12] U. Thirunavukkarasu,N.B. Anne and S. Latifi, "Three and four-dimensional parity-check codes for correction and detection of multiple errors", International Conference on Proceedings in Information Technology: Coding and Computing (ITCC), 2004.
- [13] Ningde Xie, Guiqiang Dong and Tong Zhang, "Enabling NAND Flash Memory use Soft-Decision Error Correction Codes at Minimal Read Latency Overhead", IEEE Transactions on Circuits and Systems, Vol. 60, September 2013.
- [14] Hossein Pedram, Mostafa Kishani, Alireza Tajary, Hamid R. Zarandi, Mohsen Raji and Behnam Ghavami, "HVD: Horizontal-Vertical-Diagonal Error Detecting and correcting code to protect against soft errors", April 2011.
- [15] C. Argyrides, P. Reviriego, D. Pradhan and J Maestro, "Matrix-based Codes for Adjacent Error Correction", IEEE Transaction on Nuclear Science, Vol. 4, August 2010.
- [16] W. Slayman&A Charles, "Cache and Memory Error Detection, Correction and Reduction Techniques for Terrestrial Servers and Workstations", IEEE Transactions on Device and Material Reliability, Vol 5, September 2005