Design and Simulation of Fault Current Limiter in Distribution Line for Compensating Voltage Sag
Design and Simulation of Fault Current Limiter in Distribution Line for Compensating Voltage Sag Ashish Bhimate , Prof. Diksha Khare, Prof. Rajendra Bhombe, Prof. Saurabh Bagade DOI : 10.46335/IJIES.2026.11.4.3 Abstract – A high potential fault current levels in power grid is not a new approach, and should eventually exceed, the limitation of short-circuit-current would be […]
READ MORE
